article Open Access
Layout designing of full adder with minimum number of transistors using 32nm CMOS technology
International Journal of Academic Research and Development · 2016 · Vol. 1(2) · pp. 72–76
Low-power high-performance VLSI designQuantum-Dot Cellular AutomataAdvancements in Semiconductor Devices and Circuit DesignAdderCMOSComputer scienceTransistorArithmeticElectronic engineeringMathematicsEngineeringElectrical engineering
Citations
0
FWCI
0.00
field-weighted impact
References
0
Percentile
23%
vs. same field & year
Citation Network
How this paper connects to the literature. Drag to explore, click any node to open that paper.