Scinovex
articleTop 1% cited

A dynamic voltage scaled microprocessor system

IEEE Journal of Solid-State Circuits · 2000 · Vol. 35(11) · pp. 1571–1580
Tom BurdTrevor PeringA. StratakosR.W. Brodersen

Abstract

A microprocessor system is presented in which the supply voltage and clock frequency can be dynamically varied so that the system can deliver high throughput when required while significantly extending battery life during the low speed periods. The system consists of a dc-dc switching regulator, an ARM V4 microprocessor with a 16-kB cache, a bank of 64-kB SRAM ICs, and an I/O interface IC. The four custom chips were fabricated in a standard 0.6-/spl mu/m 3-metal CMOS process. The system can dynamically vary the supply voltage from 1.2 to 3.8 V in less than 70 /spl mu/s. This provides a throughput range of 6-85 MIPS with an energy consumption of 0.54-5.6 mW/MIP yielding an effective energy efficiency as high as 26200 MIPS/W.

Low-power high-performance VLSI designAnalog and Mixed-Signal Circuit DesignEmbedded Systems Design TechniquesMicroprocessorThroughputCacheVoltageStatic random-access memoryCMOSEmbedded systemComparatorElectrical engineeringComputer hardware
Citations
905
FWCI
54.90
field-weighted impact
References
20
Percentile
100%
vs. same field & year
Citations per year
Cited by
References
Low-power CMOS digital design
IEEE Journal of Solid-State Circuits · 1992 · 2,166 citations
A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
IEEE Journal of Solid-State Circuits · 1996 · 635 citations
Citation Network

How this paper connects to the literature. Drag to explore, click any node to open that paper.